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Abstract
Incorporating full duplex operation in Multiple Input Multiple Output (MIMO) systems provides
the potential of boosting throughput performance. However, the hardware complexity of the analog
self-interference canceller in emerging full duplex MIMO designs mostly scales with the number of
transmit and receive antennas, thus exploiting the benefits of analog cancellation becomes impractical
for full duplex MIMO transceivers, even for moderate number of antennas. In this paper, we present
two novel architectures for the analog canceller comprising of reduced number of cancellation elements,
compared to the state of the art, and simple multiplexers for efficient signal routing among the transmit
and receive radio frequency chains. One architecture is based on analog taps (tap refers to a line of fixed
delay, variable phase shifter, and attenuator) and the other on AUXiliary (AUX) Transmitters (TXs) that
locally generate the cancellation signal. In contrast to the available analog cancellation architectures,
the values for each tap or each AUX TX and the configuration of the multiplexers are jointly designed
with the digital transmit and receive beamforming filters according to certain performance objectives.
Focusing on a narrowband flat fading channel model as an example, we present a general optimization
framework for the joint design of analog self-interference cancellation and digital beamforming. We also
detail the sum rate optimization objective together with its derived solution for the latter architectural
components. Representative computer simulation results demonstrate the superiority both in terms of
hardware complexity and achievable performance of the proposed low complexity full duplex MIMO
schemes over the lately available ones.
Part of this work has been presented in IEEE ICC, Paris, France, 21–25 May 2017 [1].
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I. INTRODUCTION
In band full duplex, also known shortly as Full Duplex (FD), is a candidate technology for fifth
Generation (5G) wireless systems because of the potential spectral efficiency gains that can be
achieved through simultaneous uplink and downlink communication within the entire frequency
band [2], [3]. An FD radio can transmit and receive at the same time and same frequency
resource unit, consequently, it can double the spectral efficiency achieved by a half duplex radio.
Current wireless systems exploit Multiple Input Multiple Output (MIMO) communication, where
increasing the number of transmit and receive antennas can increase the spatial Degrees of
Freedom (DoF), hence boosting spectral efficiency. Combining FD with MIMO communication
can provide further spectral efficiency gains [4]–[10]. Thus, enabling FD MIMO technology,
for small to large antenna array systems, is of high interest in order to achieve the demanding
throughput requirements of 5G wireless communication systems [11].
An FD radio suffers from Self Interference (SI), which is the signal transmitted by the FD
radio Transmitter (TX) that leaks to the FD radio Receiver (RX). At the RX of the FD radio,
the power of the SI signal can be many times stronger than the power of the received signal
of interest (which is transmitted from another radio). Consequently, SI can severely degrade the
reception of the signal of interest, and thus SI mitigation is required in order to maximize the
spectral efficiency gain of the FD operation. As the number of antennas increases, mitigating
SI becomes more challenging, since more antennas naturally result in more SI components.
For the case of a Single Input Single Output (SISO) FD node, it has been demonstrated [12],
[13] that significant SI mitigation can be achieved via a combination of analog and digital
cancellation techniques, where an estimate of the received SI is subtracted from the received
signal (which is the sum of the SI signal and signal of interest). A straightforward extension of
SI mitigation solutions used in SISO FD to the case of MIMO FD can be envisioned. However,
the hardware resources required for analog SI cancellation become the main bottleneck, since
they scale with the number of antenna elements. Specifically, for the two most widely considered
analog canceller solutions, which are: i) the architecture based on taps (a tap consists of analog
components that implement delay, phase shift, and attenuation) [12], [14]; and ii) the architecture
3based on AUXiliary (AUX) TX Radio Frequency (RF) chains (a AUX TX RF chain generates
an analog cancellation signal from an input digital reference signal) [13], [15], the hardware
requirements in MIMO scenarios are as follows. For the case where the analog canceller is
based on multiple taps, an extension to MIMO requires at least MkNk taps with Mk and Nk
denoting the number of RX and TX antennas, respectively, at a FD MIMO node k. For the case
where the analog canceller is based on multiple AUX TX RF chains, an extension to MIMO
requires at least Mk AUX TXs. Consequently, depending on the number of TX and RX antennas
at the FD MIMO node, the extension of SISO analog canceller solutions to the MIMO case may
be prohibitively complex. Thus, recent works have proposed only digital SI mitigation for FD
MIMO [4], [7]. These approaches exploit the availability of multiple antennas at the FD node
in order to provide SI mitigation via digital BeamForming (BF); such an approach is known
as spatial suppression. However, as has been pointed out, spatial suppression approaches often
result in lower rates for both the outgoing and incoming signals of interest, since some of the
available spatial DoF are solely devoted for mitigating SI.
In this paper we propose two novel architectures for analog SI cancellation and a novel
optimization framework for jointly designing the analog canceller and the TX/RX digital BF
parameters. The first new architecture for analog cancellation consists of multi-tap hardware,
where the number of taps does not increase with the number of TX or RX antenna elements.
The second new architecture includes AUX TX RF chains whose number does not depend
on the number of TX or RX antennas. The number of taps in the one architecture and that
of AUX TXs in the other can be chosen offline as a function of size constraints, cost per
tap and cost per AUX TX RF chain, or other constraints on the analog canceller hardware.
Both simplified analog canceller architectures are enabled via the use of MUltipleXers(MUXs)
and DEMUltipleXers(DEMUXs), which allow flexible connectivity between the taps or AUX
TXs and the transceiver antennas. The settings of taps or AUX TXs and the configurations
of MUXs/DEMUXs is computed via our proposed optimization framework. The flexible signal
routing via MUXs/DEMUXs enables the use of reduced taps or AUX TXs in an optimized way,
since either of the latter will be used between the subset of TX and RX antennas where they are
mostly beneficial. The digital beamformer and analog canceller parameters are thus designed by
taking into account each others capabilities, hence the burden of SI mitigation is split between
digital BF and analog cancellation. We note that the related work [4] has considered joint design
of digital BF and analog cancellation, however these and related solutions [16], [17] assume
4underlying analog canceller hardware as in [6], [12]–[15], which scales with the number of
transceiver antennas. For the JointNull solution recently proposed in [18], although the number
of analog cancellers does not necessarily scale with the number of antennas, the underlying
architecture of the canceller (i.e., number of taps or AUX TXs) is not taken into account in
the BF design. As our simulation results will show, our proposed analog canceller architecture
together with our novel joint design of analog cancellation and TX/RX digital BF is capable
of achieving higher rates with less hardware compared to State-of-the-Art (SotA) FD MIMO
solutions. This paper’s contributions can be summarized as follows.
• We present two novel analog SI canceller architectures, one based on multiple taps and
another one consisting of multiple AUX TX RF chains. Both architectures include networks
of MUXs/DEMUXs intended for efficient signal routing between either the taps or AUX
TXs and the transceiver antennas.
• We propose a general optimization framework for the joint design of analog SI cancellation
and digital transceiver BF at FD MIMO nodes.
• We present an example algorithmic design for the analog cancellation parameters as well
as the digital TX precoder and RX combiner that targets at the maximization of the FD
sum rate performance.
• Extensive simulation results incorporating realistic models for non-ideal hardware for both
proposed analog canceller architectures are presented. We compare both designed low
complexity FD MIMO schemes with lately available ones in terms of hardware complexity
and achievable performance.
The outline of the paper is as follows. The considered system and signal models are included
in Sec. II, whereas Sec. III presents our new analog canceller architectures. Our novel general
optimization framework for FD MIMO operation is provided in Sec. IV, and Sec. V presents an
example optimization problem together with a detailed low complexity solution. Simulation re-
sults are presented and discussed in Sec. VI, while Sec. VII concludes the paper and summarizes
some future research directions.
Notation: Vectors and matrices are denoted by boldface lowercase and boldface capital letters,
respectively. The transpose and Hermitian transpose of A are denoted by AT and AH, respec-
tively, and det(A) is the determinant of A, while In (n ≥ 2) is the n × n identity matrix and
0m×n (m ≥ 2 and n ≥ 1) represents the m×n matrix with all zeros. ‖a‖ stands for the Euclidean
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Fig. 1. Schematic diagram of the considered system model and the proposed FD MIMO architectural components. The FD
MIMO node k communicates with the two half duplex multi-antenna nodes q and m, the former in the downlink and the latter
in the uplink communication. Node k incorporates processing blocks dedicated to TX and RX digital BF, analog SI cancellation,
as well as to the joint design of analog cancellation and TX/RX digital BF.
norm of a, operand ⊙ represents the Hadamard entry-wise product, and diag{a} denotes a square
diagonal matrix with a’s elements in its main diagonal. [A]i,j , [A](i,:), and [A](:,j) represent A’s
(i, j)-th element, i-th row, and j-th column, respectively, while [a]i denotes the i-th element of
a. R and C represent the real and complex number sets, respectively, E{·} is the expectation
operator, and | · | denotes the amplitude of a complex number.
II. SYSTEM AND SIGNAL MODELS
We consider a wireless communication system comprising of a FD MIMO node k that wishes
to communicate concurrently with a multi-antenna node q in the downlink and a multi-antenna
node m in the uplink, as shown in Fig. 1. We focus on investigating efficient FD operation at
a single node, as such, we henceforth assume without loss of generality that nodes q and m
operate in half duplex mode.
Suppose that the FD MIMO node k in Fig. 1 is equipped withNk TX antenna elements andMk
RX antenna elements. Each antenna element is attached to a dedicated TX RF chain, similarly
holds for the RX antenna elements and their respective RF chains. A TX RF chain consists of
a Digital to Analog Converter (DAC), a mixer which upconverts the signal from baseband to
6RF, and a Power Amplifier (PA). An RX RF chain consists of a Low Noise Amplifier (LNA), a
mixer which downconverts the signal from RF to baseband, and an Analog to Digital Converter
(ADC). At the TX side, upsample and pulse shape processing are used to prepare the baseband
signal for DAC sampling and RF transmission. At the RX side, a corresponding matched filter
and downsampling is performed. The half duplex multi-antenna nodes q and m are assumed to
have Mq and Nm antennas, respectively, with each antenna connected to a respective RF chain.
For presentation clarity purposes, we assume narrowband flat fading channels for our signal
model. Extensions for wideband frequency selective channels are left as future work. All nodes
are considered capable of performing digital BF; for simplicity, we assume hereinafter that digital
TX and RX BF at the focused FD MIMO node k is realized with linear filters. In particular,
we assume that node k makes use of the precoding matrix Vk ∈ C
Nk×dk for processing its unit
power symbol vector sk ∈ C
dk×1 (chosen from a discrete modulation set) before transmission.
The dimension of sk satisfies dk ≤ min{Mq, Nk}, which complies with the available spatial DoF
for the downlink Mq ×Nk MIMO channel. Similarly, node m processes its unit power symbol
vector sm ∈ C
dm×1 (chosen again from a discrete modulation set) with a precoding matrix
Vm ∈ C
Nm×dm , where dm ≤ min{Mk, Nm}. Both the downlink and uplink transmissions are
power limited according to E{‖Vksk‖
2} ≤ Pk and E{‖Vmsm‖
2} ≤ Pm, respectively. Following
the above definitions, the baseband received signal yq ∈ C
Mq×1 at node q can be mathematically
expressed as
yq , Hq,kVksk +Hq,mVmsm + nq, (1)
where Hq,k ∈ C
Mq×Nk is the downlink channel matrix (i.e., between nodes q and k), Hq,m ∈
C
Mq×Nm denotes the channel matrix for inter-node interference (i.e., between nodes q and m),
and nq ∈ C
Mq×1 represents the additive white Gaussian noise (AWGN) vector at node q with
covariance matrix σ2q IMq .
Upon signal reception at the FD MIMO node k, analog SI cancellation is first applied to the
signals received at its RX antenna elements before these signals enter to the RX RF chains, as
shown in Fig. 1. Notice that the output of the analog canceller is added to the received signals
before their input to the RX RF chains. We utilize the notation Ck ∈ C
Mk×Nk to represent
the signal processing realized by the analog canceller. Depending on the deployed hardware
components, the analog canceller can have as inputs analog or digital signals. In Sec. III, we
will detail the hardware characteristics of our two novel analog canceller architectures. We will
7also show that for both architectures, the baseband representation for the output signal of the
analog canceller at node k, which we label as y˜k ∈ C
Mk×1, is given by
y˜k , CkVksk. (2)
By assuming that the digitally converted and downsampled output signals of the RX RF chains at
node k are linearly processed in baseband by the combining matrix Uk ∈ C
dm×Mk , the estimated
symbol vector sˆm ∈ C
dm×1 for sm is derived as
sˆm , Uk (yk + yk + y˜k + nk) , (3)
where the complex-valuedMk-element vectors yk and yk are the baseband representations of the
received signal of interest and received SI signal, respectively, at node k. In addition, nk ∈ C
Mk×1
denotes the received AWGN vector at node k with covariance matrix σ2kIMk . The vector yk in
(3) is given by
yk , Hk,mVmsm, (4)
where Hk,m ∈ C
Mk×Nm is the uplink channel matrix (i.e., between nodes k and m), while yk
is obtained as
yk , Hk,kVksk, (5)
with Hk,k ∈ C
Mk×Nk denoting the SI channel seen at the RX antennas of node k due to its own
downlink transmission.
For cases where the residual self interference in (3) (i.e., after performing analog cancellation
and TX/RX digital BF) is above the noise floor, further digital self-interference mitigation [19]
can be applied on the signal sˆm to bring the residual interference below that floor. In this paper
we focus on analyzing the combined effect of analog cancellation and TX/RX digital BF, hence,
we do not model a digital self-interference cancellation stage.
III. NOVEL ANALOG CANCELLER ARCHITECTURES
In this section we present the hardware components of our two novel analog SI canceller
architectures. The first architecture is based on the utilization of analog taps and is thus labeled
as multi-tap canceller. The second architecture consists of AUX TXs and termed as multi-AUX-
TX canceller. The joint design of the analog canceller parameters and TX and RX digital BF
will be detailed in the following sections.
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Fig. 2. The proposed FD MIMO architecture at node k with the multi-tap analog canceller. This canceller consists of N taps,
which are connected via MUXs to the outputs of the TX RF chains and via DEMUXs and adders to the inputs of the RX RF
chains. With the term “tap” we denote a line of fixed delay, variable phase shifter, and attenuator.
A. Multi-Tap Analog Canceller Architecture
The hardware components of the proposed multi-tap canceller for the FD MIMO node k are
illustrated in Fig. 2. In this figure, N ≤MkNk canceller taps are applied via MUXs to the outputs
of the TX RF chains and via DEMUXs and adders to the inputs of the RX RF chains. One
way of implementing analog RF MUXs/DEMUXs is through RF switches. With the term ‘tap’
we denote a fixed delay-variable phase shifter-variable attenuator line, as considered in [14]. It
is shown in Fig. 2 that the input of each analog canceller tap is connected to a corresponding
Nk-to-1 MUX which allows routing of any of the Nk TX RF chain signals to the input of the
tap. The connection from each TX RF chain to each MUX input can be done via power dividers
or directional couplers [14]. The signal that inputs to a tap undergoes a delay, phase shift, and
attenuation, and this generates as an output an analog cancellation signal. The output of each
tap is connected to a 1-to-Mk DEMUX, which routes the cancellation signal at the output of the
tap to one of the adders located just before the RX RF chains. There is a total of MkN such
adders and we use “Adder i, j” to label the adder that connects DEMUX j to RX RF chain i.
Thus, the signal input to the i-th RX RF chain is the result of adding N cancellation signals to
9the signal received at the i-th RX antenna element. Since the adders are connected to DEMUXs,
some of the adders may have zero in one of the inputs depending on the DEMUXs’ settings.
The adders before the RX RF chains can be implemented via power combiners or directional
couplers.
As illustrated in Fig. 2, analog SI cancellation is applied to the signals received at the RX
antenna elements before these signals enter to the RX RF chains. Recall from Sec. II that we
utilize the notation Ck ∈ C
Mk×Nk to represent the signal processing realized by the analog
canceller. Thus, for the multi-tap canceller architecture in Fig. 2, Ck captures the configuration
of the MUXs/DEMUXs and the canceller tap values. We model Ck in baseband representation
as the following cascade of three matrices
Ck , L3L2L1, (6)
where L1 ∈ R
N×Nk , L2 ∈ C
N×N , and L3 ∈ R
Mk×N . The elements [L1]i,j with i = 1, 2, . . . , N
and j = 1, 2, . . . , Nk, and [L3]i,j with i = 1, 2, . . . ,Mk and j = 1, 2, . . . , N take the binary
values 0 or 1, and it must hold that
Nk∑
j=1
[L1]i,j = 1 ∀i = 1, 2, . . . , N, (7a)
Mk∑
i=1
[L3]i,j = 1 ∀j = 1, 2, . . . , N. (7b)
The i-th row of L1 indicates the MUX configuration at the input of the i-th tap of the canceller,
while the i-th column of L3 shows the DEMUX configuration at the output of the i-th tap of the
canceller. The L2 in (6) is a diagonal matrix whose complex entries represent the attenuation
and phase shift of the canceller taps; particularly, the magnitude and phase of the element [L2]i,i
with i = 1, 2, . . . , N specify the attenuation and phase of the i-th tap. Recall that the tap delays
in each canceller tap are fixed and since we focus on a narrowband system, we model the effects
of the i-th tap delay as a phase shift that is incorporated to the phase of [L2]i,i.
The adoption of MUXs/DEMUXs for signal routing is a novel feature of our multi-tap
canceller. The flexible signal routing that is enabled by the MUXs/DEMUXs allows the use
of reduced number of taps for analog cancellation, compared to the number of taps required by
the designs in [6], [12], [14], which require at least one tap between each TX RF chain and
each RX RF chain hence at least MkNk taps. For our proposed multi-tap canceller design, the
total number of taps N ≤ MkNk is flexible and can be chosen offline as a function of node
10
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Fig. 3. The proposed FD MIMO architecture at node k with the multi-AUX-TX analog canceller. The analog canceller consists
of N AUX TX RF chains that locally generate the cancellation signal, which are connected via DEMUXs and adders to the
inputs of the RX RF chains.
size constrains, cost per tap, or other constraints on the analog canceller hardware. Furthermore,
the TX and RX digital beamformers and analog canceller will adapt to each others capabilities
via our proposed joint design of analog cancellation and digital BF, which will be explained in
Sec. IV.
B. Multi-AUX-TX Analog Canceller Architecture
Figure 3 depicts the hardware components of the proposed multi-AUX-TX canceller for the
FD MIMO node k. The analog cancellation signal is generated through N ≤ Mk AUX TXs,
which are connected via DEMUXs and adders to the RX RF chains. An AUX TX is a TX RF
chain that is used locally to generate the cancellation signal; as such, the AUX TX does not
require a PA. The input to the N AUX TX RF chains is generated in the digital domain and is
obtained from a linear transformation of the Nk output signals of the TX digital beamformer. We
represent this linear transformation of the transmitted signal to generate locally the cancellation
signal by the matrix L4 ∈ C
N×Nk . It is emphasized that in the multi-AUX-TX architecture a
copy of the SI signal is fed to the analog canceller in the digital domain, whereas in the multi-
tap architecture depicted in Fig. 2 this connection takes place in the analog domain. However,
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the analog canceller outputs an analog signal for both proposed architectures. The output of
each AUX TX feeds a corresponding DEMUX whose role is to route its input signal to one of
the Mk adders it is attached to. The latter mechanism is analogous to the DEMUX and adder
connections of the multi-tap canceller described in Sec. III-A. The baseband representation of
the signal processing realized by the multi-AUX-TX canceller is modeled similar to the multi-tap
case by the matrix Ck ∈ C
Mk×Nk , which is now given by
Ck , L5L4, (8)
where L5 ∈ R
Mk×N . The i-th column of L5 indicates the configuration of the DEMUX connected
to the i-th AUX TX RF chain. Thus, the elements [L5]i,j with i = 1, 2, . . . ,Mk and j =
1, 2, . . . , N take the binary values 0 or 1, and it must hold that
Mk∑
i=1
[L5]i,j = 1 ∀j = 1, 2, . . . , N. (9)
The flexible routing of the outputs of the AUX TXs via DEMUXs that enables adjustable
processing of the SI signal is a novel feature of our multi-AUX-TX canceller. The designs [13],
[15] that adopt AUX TX RF chains do not include DEMUXs and utilize one AUX TX RF chain
per RX RF chain (e.g., Mk AUX TX RF chains will be needed for node k with the designs
[13], [15]). This means that if the number of RX RF chains increases, the hardware required
for the analog canceller increases as well. In contrast, our proposed multi-AUX-TX architecture
can have any number N ≤ Mk of AUX TXs, and the effective use of the available AUX TX
RF chains will be handled via the joint design of analog cancellation and digital BF, which will
be detailed in the following section.
IV. PROPOSED FD MIMO OPTIMIZATION FRAMEWORK
In this section we present a novel FD MIMO optimization framework for the joint design
of the hardware components of our analog canceller architectures described in Sec. III together
with the TX and RX digital BF blocks included in our system model in Fig. 1 in order to
satisfy certain performance objectives. Capitalizing on the signal model introduced in Sec. II,
we are particularly interested in the joint design of the analog canceller matrix Ck, the digital
precoding matrix Vk, and the digital combining matrix Uk for the FD MIMO node k. We define
the general objective function f having as inputs the latter matrices and representing either a sole
scalar performance objective, such as the average sum throughput of the FD MIMO operation,
12
or a multi-objective performance function [20], like the average sum throughput together with
energy efficiency. Our general optimization framework for the joint design of Ck, Vk, and Uk
at node k is mathematically expressed by the following general optimization problem1:
OP : max
Ck,Vk,Uk
f (Ck,Vk,Uk)
s.t. tr{VkV
H
k } ≤ Pk, (C1)
Constraints on Ck structure, (C2)
g1 ((Hk,k +Ck)Vksk) ≤ λA, (C3)
g2 (Uk(Hk,k +Ck)Vksk) ≤ λD, (C4)
where constraint (C1) relates to the total transmit power budget at node k and constraint (C2)
refers to the hardware capabilities of the analog canceller, which impose certain limitations on
the construction of Ck. It follows from the discussion in Sec. III-A that (C2) for the proposed
multi-tap canceller architecture specifies to
Ck = L3L2L1 with (7a), (7b), and [L2]i,j = 0 for i, j = 1, 2, . . . , N with i 6= j, (C2a)
whereas for the multi-AUX-TX canceller architecture (C2) can be expressed using the description
of Sec. III-B as
Ck = L5L4 with (9). (C2b)
In addition, constraint (C3) including the general vector function g1 : C
Mk×1 → RMk×1+ sets
the threshold values inside the vector λA ∈ R
Mk×1
+ on functions of the instantaneous residual
SI appearing at the Mk RX antenna elements after analog cancellation and before the RX
RF chains. Two examples of function g1 are: i) the element-wise instantaneous powers of
the residual SI signals; and ii) their summation. For the former g1 example, (C3) results to
|[(Hk,k+Ck)Vksk]i|
2 ≤ [λA]i with i = 1, 2, . . . ,Mk, whereas for the latter example g1((Hk,k+
Ck)Vksk) = ‖(Hk,k + Ck)Vksk‖
2 and consequently λA ≡ λA ∈ R+. Finally, constraint (C4)
with the general vector function g2 : C
dm×1 → Rdm×1+ imposes the values included in the vector
1The proposed optimization framework focuses on the joint design of the core processing blocks at the FD MIMO node k
for a given power budget Pk , without considering the processing at nodes q and m. A more general problem formulation for
the considered system would include in the joint optimization the power allocation between downlink and uplink as well as the
RX combining at node q and the TX precoding of node m. However, in this paper, we study FD MIMO operation at node k
with conventional downlink and uplink control communication, and we leave the more general joint optimization that would
require additional control phases for the communication of the optimized parameters as future work.
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λD ∈ R
dm×1
+ on functions of the dm instantaneous residual SI signals obtained after applying
analog cancellation and RX digital combining. Similar to g1, instances of function g2 are the
individual instantaneous powers of the latter dm signals as well as their summation.
The main novel components of the proposed FD MIMO optimization framework in OP can
be summarized as follows. First, the digital TX and RX BF design takes into explicit account
the available number of analog taps N , or number of AUX TXs N , of the analog SI cancellation
block. Although some available BF solutions [4], [16], [18] for FD MIMO systems consider the
presence of an analog SI canceller, the details of its hardware limitations are excluded from the
BF design. Second, the proposed FD MIMO framework is the only one that explicitly considers
the case where N < min{Mk, Nk}, i.e., the available number of analog taps, or AUX TX RF
chains, may be smaller than both the numbers of TX and RX RF chains. This is an important
feature for practical FD MIMO deployments, since current analog SI cancellation solutions
require either very large numbers of taps, of the order of MkNk for the architecture proposed
in [6], or very large number of AUX TXs, of the order of Mk for the architecture presented in
[15]. Third, our framework has the advantage of a more optimized utilization of the spatial DoF
offered by the available multiple antennas at the FD MIMO node k. For example, if the analog
canceller consists of only N = 1 tap, or N = 1 AUX TX, then its cancellation capabilities
are very limited, and more spatial DoF need to be devoted from the TX and RX BF blocks for
meeting the thresholds λA and λD in (C3) and (C4). On the other extreme, if N can be afforded
to be large, the digital BF design may exploit the fact that a significant part of SI mitigation is
handled by the analog canceller, and thus, make use of more of the available spatial DoF for
improving the quality of the incoming and outgoing signals of interest.
V. AN EXAMPLE FD MIMO DESIGN
Capitalizing on the general optimization framework for the joint design of Ck, Vk, and Uk at
the FD MIMO node k described in Sec. IV, we hereinafter present an example joint design of
analog cancellation and digital BF. We assume that there is no inter-node interference between
the half duplex multi-antenna nodes q and m due to, for example, appropriate node scheduling
[9], [10] for the FD operation of node k. Extensions considering this interference for the cases
where it is known at either the receiving node q and/or the transmitting node k or unknown
to both are left for future works. The latter assumption translates to setting the channel matrix
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between the involved nodes as Hq,m = 0Mq×Nk . For this case, the model given by (1) for the
received signal at node q reduces to
yq = Hq,kVksk + nq. (10)
We rewrite the signal model (3) that describes the estimation for sˆm at the RX of node k as
sˆm = Uk
(
Hk,mVmsm + H˜k,kVksk + nk
)
, (11)
where H˜k,k ∈ C
Mk×Nk denotes the effective SI channel after performing analog cancellation,
which is defined as H˜k,k , Hk,k +Ck.
An important performance objective function f for the considered system is the FD rate
defined as the sum rate of the downlink and uplink communications. We therefore focus on
designing Ck, Vk, and Uk via the solution of the following optimization problem:
OP1 : max
Ck,Vk,Uk
RDL (Vk) +RUL (Ck,Vk,Uk)
s.t. (C1), (C2), ‖[H˜k,kVk](j,:)‖
2 ≤ λA ∀j = 1, 2, . . . ,Mk,
‖[Uk](i,:)‖
2 = 1 ∀i = 1, 2, . . . , dm.
In the latter problem, the achievable downlink rateRDL is a function of only the digital precoding
matrix Vk and is given by
RDL (Vk) = log2
(
det
(
IMq + σ
−2
q Hq,kVkV
H
kH
H
q,k
))
. (12)
Note that we have assumed capacity-achieving combining at node q in (12), like the non-linear
Minimum Mean Squared Error (MMSE) successive interference canceller [21, Chap. 2]. The
uplink rate RUL in OP1 is a function of Vk, the analog canceller matrix Ck, and the digital
combining matrix Uk, and is derived as
RUL (Ck,Vk,Uk) = log2
(
det
(
Idm + σ
−2
k UkHk,mVmV
H
mH
H
k,mU
H
kQ
−1
k
))
, (13)
whereQk ∈ C
dm×dm denotes the covariance matrix of the interference-plus-noise after combining
at node k that can be expressed as
Qk = UkH˜k,kVkV
H
k H˜
H
k,kU
H
k + σ
2
kUkU
H
k . (14)
Different from downlink rate in (12), in (13) and (14) we include the considered linear combining
matrix Uk which jointly with Vk and Ck we aim to optimally design.
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Note that in the formulation of OP1 we have relaxed constraint (C3) concerning the in-
stantaneous residual SI after analog cancellation that appears in the general OP to an average
power per RX RF chain constraint, where the average is taken over all possible transmit symbol
vectors. This constraint imposes that, at the input of each of the Mk RX RF chains, the average
power of the SI signal for all transmitted symbols within a coherent channel block cannot be
larger than the threshold λA. Notice also that in OP1 we have not included a constraint similar
to (C4) for the residual SI signal after digital combining. Instead we have only incorporated
a constraint on the norm of the rows of Uk. The reason for this simplification mainly lies on
OP1’s sum rate objective function. We expect that the joint design of Ck,Vk, andUk optimizing
the uplink rate will naturally result in keeping the average power of the residual SI signal after
both analog and digital processing at an acceptable level; acceptable level is any level allowing
uplink communication. Furthermore, the unity constraint on the norm of each of the rows of Uk
excludes combining solutions that result in undesired amplification of the received signals (i.e.,
the signals from node m, SI, and AWGN).
We propose to tackle OP1 with the following two-step approach. First, as described next in
Sec. V-A, we consider only the downlink which is usually more rate demanding than the uplink,
and obtain the pairs of Ck and Vk designs optimizing the instantaneous downlink rate while
meeting their respective constraints. Then, we solve for the best pair of Ck and Vk as well as
the Uk design that jointly maximize the sum rate performance, as will be explained in Sec. V-B.
A. Candidate Designs for Ck and Vk
We first formulate the following downlink rate maximization problem using (12) for the design
of Ck and Vk at node k:
OP2 : max
Ck,Vk
RDL (Vk) s.t. (C1), (C2),
‖[(Hk,k +Ck)Vk](j,:)‖
2 ≤ λA ∀j = 1, 2, . . . ,Mk.
To solve the latter problem we adopt an alternating optimization approach. Specifically, supposing
that a realization of the analog canceller satisfying (C2) is given, we seek for the TX digital
precoder maximizing the downlink rate, while meeting (C1) and the threshold λA. Note that each
realization of the analog canceller corresponds to a distinct MUX/DEMUX configuration. Let
us assume that for N taps (or N AUX TXs, depending on the underlying canceller architecture)
there are in total L distinct realizations for the analog canceller, where C
(ℓ)
k with ℓ = 1, 2, . . . , L
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denotes the ℓ-th canceller realization. Recall that N , the number of taps or AUX TXs, is decided
offline upon hardware design as a function of size constraints, cost per tap and cost per AUX TX
RF chain, or other hardware constraints. Examples of realizations for the analog canceller are
given at the end of this section. We use the notation V
(ℓ)
k to represent the precoder design solving
OP2 for each specific C
(ℓ)
k . The alternating optimization approach is repeated for C
(ℓ)
k ∀ℓ in
order to find the best pair of canceller and precoder solving OP2. The solution for V
(ℓ)
k given
C
(ℓ)
k is summarized in Algorithm 1. The precoder is iteratively constructed as the cascade FkGk
with Fk ∈ C
Nk×α and Gk ∈ C
α×dk , where α is a positive integer taking the values 1 ≤ α ≤ αmax
and holds that dk ≤ min{Mq, α}. In general, αmax = Nk, however, for large transmission powers
and strictly small values for λA it is advisable to set αmax = min{Mq, Nk}. For each value of
α we adopt a similar approach to [7] for the precoding design. Particularly, its Fk component
aims at minimizing the impact of the residual SI MIMO channel H˜k,k, whereas the goal of the
Gk component is to maximize the rate of the effective downlink channel Hq,kFk ∈ C
Mq×α.
Intuitively, parameter α represents the effective number of TX antennas after squeezing SI in the
Nk−α least dominant modes of H˜k,k via the efficient use of Fk. For the cases where Hq,kFk is
a MIMO channel, the precoder Gk in Step 5 of Algorithm 1 is given by the open-loop or closed-
loop precoding for this channel derived using [22], depending on whether Hq,k is unknown or
known, respectively, at the transmit side of node k. In the simulation results shown later on
in Sec. VI we will use open-loop precoding. When Mq = 1 and α ≥ 2, Hq,kFk is a Multiple
Input Single Output (MISO) channel, and if its knowledge is available at node k, the optimum
precoding is Maximal Ratio Transmission (MRT). If Hq,kFk is a Single Input Multiple Output
(SIMO) (i.e., for Mq ≥ 2 and α = 1) or a scalar (i.e., for Mq = α = 1) channel, Gk is a scalar
set to P
1/2
k .
As seen from Step 15 of Algorithm 1, the V
(ℓ)
k solving OP2 for a specific C
(ℓ)
k is given by
V
(ℓ)
k,1. This notation represents the precoder corresponding to the largest value of α that results in
meeting constraint λA; recall that α determines Fk and Gk dimensions. We denote the maximum
value of α for the C
(ℓ)
k design as α
∗
ℓ , and also use the notation V
(ℓ)
k,m with m = 1, 2, . . . , α
∗
ℓ for
the m-th candidate precoder solution for OP2 given C
(ℓ)
k . Although, the included iterations
for solving this problem could be terminated when V
(ℓ)
k,1 is found, Algorithm 1 computes V
(ℓ)
k,m
∀m meeting OP2’s threshold λA and optimizing the downlink rate for a given C
(ℓ)
k . Among
those designs, the ones corresponding to lower values of α (i.e., those with increasing index m)
naturally result in larger SI mitigation. Although this behavior is desirable for maximizing the
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Algorithm 1 TX Digital Precoding for a Given Analog Canceller
Input: Pk, Hk,k, Hq,k, λA, αmax, and a realization of C
(ℓ)
k satisfying constraint (C2).
1: Obtain Dk including the Nk right-singular vectors of Hk,k + C
(ℓ)
k corresponding to the
singular values in descending order.
2: Set m = 0.
3: for α = αmax, αmax − 1, . . . , 2 do
4: Set Fk = [Dk](:,Nk−α+1:Nk).
5: Set Gk as the optimum precoding for the effective downlink MIMO (or MISO) channel
Hq,kFk given Pk.
6: if ‖[(Hk,k +C
(ℓ)
k )FkGk](j,:)‖
2 ≤ λA ∀j = 1, 2, . . . ,Mk, then
7: Set m = m+ 1.
8: Store V
(ℓ)
k,m = FkGk for the given C
(ℓ)
k .
9: end if
10: end for
11: Set Fk = [Dk](:,Nk) and Gk = P
1/2
k .
12: if |[(Hk,k +C
(ℓ)
k )FkGk]j |
2 ≤ λA ∀j = 1, 2, . . . ,Mk, then
13: Set m = m+ 1.
14: Store V
(ℓ)
k,m = FkGk for the given C
(ℓ)
k .
15: Output V
(ℓ)
k = V
(ℓ)
k,1.
16: else
17: Output that C
(ℓ)
k does not meet the residual SI constraint λA.
18: end if
uplink rate, V
(ℓ)
k,m’s with larger m (i.e., obtained from lower α) yield lower downlink rates. On
the contrary, V
(ℓ)
k,1 maximizing the downlink rate creates the stronger SI signal contaminating
the uplink. Hence, our goal with Algorithm 1 is to capture this trade off and obtain V
(ℓ)
k,m ∀m
solving OP2 for a given C
(ℓ)
k . Running this algorithm for all L possible canceller realizations
finally results in the joint canceller and precoder designs C
(ℓ)
k and V
(ℓ)
k,m ∀ℓ = 1, 2, . . . , L and
∀m = 1, 2, . . . , α∗ℓ , which are feasible candidate solutions for OP2. Those pairs will be used in
Sec. V-B for obtaining the joint analog canceller and the TX/RX digital BF solution of OP1.
Algorithm 1 is executed at the FD MIMO node k and has as inputs the MIMO channels Hk,k
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andHq,k as well as a realization C
(ℓ)
k . BothHk,k andHq,k can be estimated through appropriately
designed training processes at nodes k and q, respectively. The latter matrix estimation can be
fed back or not to node k depending on whether open-loop or closed-loop MIMO operation,
respectively, is adopted. We next discuss meaningful C
(ℓ)
k realizations for both the proposed
analog SI canceller architectures that provide insights on the effects of C
(ℓ)
k choice. Note that
one can also consider reducing the search of canceller realizations in OP2 to a realization that
is a deterministic function of Hk,k or to a desired subset of possible realizations.
Realizations C
(ℓ)
k for the Multi-Tap Canceller. For a given number of taps N there are in total(
MkNk
N
)
ways to connect the taps from the available Nk TX antennas to the available Mk RX
antennas. This results in at most L =
(
MkNk
N
)
possible realizations for the multi-tap canceller.
Each of those refers to a different C
(ℓ)
k matrix and corresponds to a specific placement of the
N tap values inside C
(ℓ)
k ; its remaining elements (i.e., MkNk −N) need to be set to zeros. One
reasonable C
(ℓ)
k intended for satisfying the SI constraint in OP2 is to obtain L1, L2, and L3
such that the resulting analog canceller matrix C
(ℓ)
k has the N tap values at the same elements
with the N largest in amplitude elements of Hk,k. This C
(ℓ)
k will result in cancelling the largest
SI signal components. For example, suppose that Nk = 3, Mk = 4, and N = 2 and that [Hk,k]2,1
and [Hk,k]4,2 are the two largest in amplitude elements of Hk,k. In this case, we may design
L2 = diag{[[Hk,k]2,1[Hk,k]4,2]}, [L1]1,1 = [L1]2,2 = 1, and [L3]2,1 = [L3]4,2 = 1. Other reasonable
C
(ℓ)
k ’s include the orderly column-by-column and row-by-row placement of the available N tap
values starting with the columns and rows, respectively, of Hk,k having the largest Euclidean
norms. For example, suppose that Nk = 3, Mk = 4, N = 3, and that the second RX antenna
is the one most affected by SI (i.e., the one affected by the largest SI energy). Then, having
the three tap values placed at the second row of C
(ℓ)
k will focus on reducing the SI received at
the second RX antenna element. Generally, having tap values placed at the i-th row results in
reducing SI at the i-th RX antenna. In the simulation results with this architecture we opt for
the latter canceller design, namely the row-by-row placement of the N tap values, starting with
Hk,k’s row having the largest Euclidean norm and continuing with the rest rows in descending
ordering of Euclidean norms, if there are more taps to be assigned.
Realizations C
(ℓ)
k for the Multi-AUX-TX Canceller. To satisfy the constraint of N AUX TXs,
each canceller matrix needs to have Mk − N all-zero rows. The N nonzero rows specify the
connection of the DEMUXs and the linear operation applied by L4. There are in total
(
Mk
N
)
ways
to connect the output of the N AUX TXs to the Mk RX antennas, and each way corresponds
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to a specific placement of the non-zero rows inside the canceller matrix. This results in at most
L =
(
Mk
N
)
possible realizations for the multi-AUX-TX canceller. One reasonable C
(ℓ)
k realization,
which we use in our simulation results for this architecture, corresponds to the case where the
AUX TX RF chains are connected to the antennas that are receiving the largest SI energy. This
realization targets Hk,k’s rows having the largest Euclidean norms. Connecting the i-th AUX
TX RF chain to the j-th RX antenna corresponds to setting [L5]j,i = 1.
B. Joint Design of Ck, Vk, and Uk
Using the candidate designs C
(ℓ)
k and V
(ℓ)
k,m ∀ℓ = 1, 2, . . . , L and ∀m = 1, 2, . . . , α
∗
ℓ for solving
OP2 from the approach in Sec. V-A, we now proceed to the final joint design of the analog
canceller and TX/RX digital BF at node k maximizing the instantaneous FD rate. In particular,
we formulate the following optimization problem using (12) and (13) for the computation of the
best pair of C
(ℓ)
k and V
(ℓ)
k,m together with the optimum Uk:
OP3 : max
Uk ,
{
C
(ℓ)
k
,
{
V
(ℓ)
k,m
}α∗
ℓ
m=1
}L
ℓ=1
RDL
(
V
(ℓ)
k,m
)
+RUL
(
C
(ℓ)
k ,V
(ℓ)
k,m,Uk
)
s.t. ‖[Uk](i,:)‖
2 = 1 ∀i = 1, 2, . . . , dm.
To solve OP3 we adopt the following exhaustive search approach. For each of the
∑L
ℓ=1 α
∗
ℓ
pairs of analog canceller and TX digital precoder obtained in the previous step as candidate
designs for solving OP2, we compute Uk maximizing the uplink rate given by (13), while
meeting its respective constraint included in both OP1 and OP3. Then, for each computed Uk
and its corresponding C
(ℓ)
k and V
(ℓ)
k,m pair we calculate the achievable FD rate. The joint design
maximizing the FD rate provides the solution for OP3. To solve the uplink rate maximization
problem we assume that Hk,m and H˜k,k appearing in (13) and (14) are available at node k
through appropriately designed training phases. With the availability of this channel knowledge
and a pair of C
(ℓ)
k and V
(ℓ)
k,m, it can be shown that the Uk maximizing the UL rate is given using
[23, Sec. 4.2] by Uk = ΓW
H, where W ∈ CMk×dm has as columns the dm left singular vectors
of Λ
−1/2
k E
H
kHk,m corresponding to its respective non-zero singular values. The diagonal matrix
Λk ∈ C
Mk×Mk and the matrix Ek ∈ C
Mk×Mk are obtained from the eigenvalue decomposition
of the interference-plus-noise covariance matrix Bk ∈ C
Mk×Mk at node k, which is defined as
Bk , (Hk,k +C
(ℓ)
k )V
(ℓ)
k,m[V
(ℓ)
k,m]
H(Hk,k +C
(ℓ)
k )
H + σ2kIMk . (15)
The eigenvalues of Bk are included in the main diagonal of Λk, while the columns of Ek
include their corresponding eigenvectors. The diagonal matrix Γ ∈ Rdm×dm ensures the constraint
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‖[Uk](i,:)‖
2 = 1 ∀i = 1, 2, . . . , dm is met. The i-th entry of Γ is equal to 1/‖[W
H](i,:)‖. For the
special case of Nm = 1 [1], which consequently results in dm = 1, the solution combining vector
wk ,Wk ∈ C
1×Mk simplifies to the eigenvector corresponding to the maximum eigenvalue of
the matrix Ak ∈ C
Mk×Mk given by [24]
Ak , PmB
−1
k hk,mh
H
k,m, (16)
where we have used the notation hk,m , Hk,m ∈ C
Mk×1. We note that for the practical case of
imperfect analog cancellation, significant gains with the considered RX digital combining are
feasible only when it holds Mk − dk ≥ dm.
C. Remarks
We next provide some subtleties of our example FD MIMO design and possible extensions.
We note however that, even without the following extensions, our presented design outperforms
the SotA solutions, as will be shown in Sec. VI including our performance evaluation results.
Remark 1: The presented solutions of OP3 for the analog cancellation and TX/RX digital BF
are functions of the MIMO channel matrices Hk,k, Hk,m, and Hq,k. This implies that the update
of the BF settings as well as the settings of the canceller (values for the taps or AUX TX RF
chains as well as MUX/DEMUX configurations) depend on the coherence time of the involved
wireless channels.
Remark 2: Solving OP2 is feasible when there exists at least one pair of C
(ℓ)
k and V
(ℓ)
k,m
meeting the λA constraint. When such a pair does not exist, uplink communication is impossible
to take place simultaneously with the downlink one (i.e., FD communication for the given N and
λA is infeasible). We note that for our FD rate results appearing in Section VI-D we only focus
on scenarios where solving OP2 is feasible. For cases where a C
(ℓ)
k and V
(ℓ)
k,m pair satisfying λA
does not exist, OP1 can be solved via half duplex communication, and there is no need for a
canceller design. In this case, the OP1 solution is either the precoder maximizing the downlink
rate or the combiner maximizing the uplink one, depending on which of the two results in the
maximum half duplex rate. If we relax the SI constraint in OP1 and OP2 to a subset, instead
of all, Mk RX RF chains (i.e., suppose that the constraint becomes ‖[H˜k,kVk](j,:)‖
2 ≤ λA
∀j = 1, 2, . . . ,M ′k with M
′
k < Mk), FD communication is more probable to be feasible for a
given Np and λA. This happens because with this relaxation we allow uplink communication
even when there exist at most Mk −M
′
k RX RF chains experiencing average residual SI power
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larger than λA. However, those saturated RX RF chains should not be considered for reliable
reception, hence, they should be deactivated for uplink communication via adequate antenna
selection. Under this strategy, the uplink MIMO matrix is denoted by H′k,m ∈ C
M ′
k
×Nm being
a submatrix of Hk,m, where the rows corresponding to the saturated RX RF chains have been
excluded. It is finally noted that both the value for M ′k, and to which specific RX RF chains
the λA constraint is imposed, will impact the achievable uplink rate, and hence the feasible FD
communication.
VI. SIMULATION RESULTS AND DISCUSSION
The performance of the wireless communication scenario illustrated in Fig. 1 using the FD
MIMO design presented in Sec. V is evaluated. In Sec. VI-A we describe the SotA solutions
with which the proposed solutions will be compared. The simulation parameters and assumptions
are then detailed in Sec. VI-B, whereas the SI mitigation capability and achievable rate results
for different hardware complexity levels are presented in Secs. VI-C and VI-D.
A. Compared FD MIMO Designs
We compare our novel FD MIMO design versus the combined cancellation and spatial sup-
pression design presented in [4] as well as the digital BF design proposed in [7]. We note that
the designs presented in [16], [17] were not considered in the results that follow due to the
fact that they are only applicable to UpLink (UL) and DownLink (DL) communication with
dk = dm = 1, whereas our proposed solutions hold for dk, dm ≥ 1. A detailed description of the
FD MIMO designs that will be compared is provided below.
Design 1: Proposed with N taps. This is our proposed FD MIMO design with a N-tap analog
canceller. Compared with the SotA architectures [6], [14] requiring at least MkNk taps, our
canceller results in 100(1−N/(MkNk))% reduction in the required taps’ numbers. The TX/RX
digital BF as well as the settings for the canceller at the FD MIMO node k are computed as
presented in Sec. V. For Hq,kFk being a MIMO channel, we have adopted open-loop MIMO
precoding for the computation of Gk.
Design 2: Proposed with N AUXTX. This is our proposed FD MIMO design for the case of
multi-AUX-TX canceller with N AUX TX RF chains. Compared with the SotA architectures
[13], [15] which require at least Mk AUX TXs, our canceller results in 100(1 − N/Mk)%
reduction in the required number of AUX TXs. We have again used Sec. V for the computation of
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TX/RX digital BF as well as the canceller settings at the FD MIMO node k. TheGk computation
was the same as for Design 1.
Design 3: SotA with MkNk taps. This refers to a combination of time domain analog cancel-
lation with spatial suppression as proposed in [4]. The TX beamformer is designed to minimize
SI caused from this operation by using null space projection [4] for this communication side.
The RX BF was proposed to be a MMSE filter in [4], we however utilize the optimum combiner
Uk obtained using [23, Sec. 4.2], as explained in Sec. V. Hence we use the same combiner as
in Designs 1 and 2. The time domain cancellation is a canceller that requires in total MkNk taps
(i.e., one tap per TX-RX RF chain), as in the SotA schemes [6], [14]. We have made the same
assumptions for the hardware capabilities of the taps for this design as in Design 1.
Design 4: SotA with Mk AUXTX. This design is similar to Design 3 but uses AUX TXs in place
of the analog taps. It particularly combines time domain cancellation with spatial suppression
[4]. The former is an analog canceller requiring a total of Mk AUX TX RF chains (i.e., one
AUX TX RF chain per RX RF chain), as in the SotA schemes [13], [15]. In addition, the
hardware capabilities of each AUX TX are considered the same with our Design 2. TX digital
BF is designed for SI minimization from the TX side, whereas RX digital BF is given by Uk,
as described in Sec. V.
Design 5: SotA with 0 taps/0 AUXTX. This is the SoftNull method presented in [7] that does
not adopt analog cancellation, relying solely on TX digital BF to reduce SI at the RX antennas
of node k. Any residual SI is handled by the RX digital combiner. The combiner Uk used in
the previous designs is used for the latter purpose.
B. Simulation Parameters
We have assumed Rayleigh fading and a path loss of 110dB for both the DL Hq,k and UL
Hk,m channels. The SI channel Hk,k is assumed to be subject to Ricean fading with κ-factor
equal to 35dB and path loss of 40dB [25]. All involved wireless channels are assumed to be
Independent and Identically Distributed (IID), and perfectly estimated at the receivers (i.e., at
the RXs of nodes k and q). We have used 1000 independent channel realizations for all statistical
results. The DL transmit power Pk was set between 10dBm and 40dBm, and the UL transmit
power Pm was set 20dB lower, hence spanning a range from −10dBm to 20dBm [26]. The
noise floor at node q is −90dBm and at node k is −110dBm. The latter values are typical ones
for small cell base stations and mobile terminals. Following the findings of [2] we consider a
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14-bit ADC at node k that renders digital SI mitigation of approximately 50dB feasible. This
means that for the noise floor of −110dBm at node k the residual SI after analog cancellation
(i.e., at each RX RF chain’s input) must be less than −60dBm. In Appendix A we detail the
two realistic models used for simulating non-ideal analog canceller hardware. The one model
concerns the proposed multi-tap canceller architecture and the other the multi-AUX-TX one.
According to these models, the multi-tap canceller is capable of delivering approximately 60dB
of analog cancellation per tap, whereas the multi-AUX-TX canceller offers approximately 35dB
of cancellation per AUX TX RF chain.
C. Self-Interference Mitigation Capability
We consider a 4 × 4 FD MIMO node k (i.e., Mk = Nk = 4) and two different cases for the
number of antennas at nodes q and m: the single-antenna case (i.e., Mq = Nm = 1) and the
multi-antenna with Mq = Nm = 4. We investigate in Figs. 4–7 the probability that the residual
SI after analog cancellation meets the constraint of being less than λA = −60dBm. Results
are shown for both proposed multi-tap and multi-AUX TX architectures for various hardware
complexity levels, as implicated by different values of N for the taps and AUX TXs, respectively.
Within Figs. 4–7 we also sketch results for SotA designs with N = 16 taps and with N = 4
AUX TXs, as well as for the only digital SotA solution (i.e., 0 taps or 0 AUX TXs). For the
latter design, we have one DL stream for the precoder, since this was the configuration yielding
the largest SI reduction, however, as shown from all Figs. 4–7, for Pk ≥ 15dBm, this design
is incapable of guaranteeing residual SI power levels at any of the RX RF chains below the
required λA = −60dBm. Figures 4 and 5 demonstrate that the proposed multi-tap based design
ensures that the residual SI power satisfies the λA constraint for all considered TX powers for
N = 4 and N = 8 taps, which translates to 25% and 50% less taps compared to the SotA
requiring N = 16 taps. In addition, Figs. 6 and 7 showcase that the proposed multi-AUX TX
solution with N = 2 and N = 3 AUX TXs is the only one based on AUX TXs that is capable
of offering residual SI power below −60dBm for all Pk values. Actually, the SotA design with
N = 4 AUX TXs (i.e., with 50% and 25% more AUX TXs than the N = 2 and N = 3 AUX
TXs cases) cannot meet the residual constraint for Pk ≥ 15dBm.
We now investigate in more detail how our proposed joint analog cancellation and BF design
adapts in order to meet the constraint on residual SI, while providing spatial resources for
DL and UL communications. Recall that α used in the precoder solving OP3 determines the
24
10 15 20 25 30 35 40
DL Power [dBm]
0
0.2
0.4
0.6
0.8
1
Pr
ob
[R
es
idu
al 
Se
lf I
nte
rfe
ren
ce
a
fte
r A
na
lo
g 
Ca
nc
el
la
tio
n 
≤
 
-
60
 d
Bm
]
SotA with 0 taps
SotA with 16 taps
Proposed with 2 taps
Proposed with 4 taps
Proposed with 8 taps
Fig. 4. Probability of the residual SI power at each of the RX RF chains being less or equal to λA = −60dBm versus the DL
TX power Pk for the multi-tap canceller with Mk = Nk = 4 and Mq = Nm = 1.
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Fig. 5. Probability of the residual SI power at each of the RX RF chains being less or equal to λA = −60dBm versus the DL
TX power Pk for the multi-tap canceller with Mk = Nk = 4 and Mq = Nm = 4.
effective number of TX antennas used for DL data transmission. An α close to Nk means that
the TX BF of the FD node is using more antenna resources for improving DL than for SI
reduction. Therefore, α determines the tradeoff between acceptable SI levels as well as DL and
UL achievable rates. In Figs. 8 and 9 we illustrate the average values of α chosen by our FD
MIMO design as function of the DL and UL TX powers for the case of the multi-tap architecture
(for N = 4 and N = 8 taps) and multi-AUX TX architecture (for N = 2 and N = 3 AUX TXs)
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Fig. 7. Probability of the residual SI power at each of the RX RF chains being less or equal to λA = −60dBm versus the DL
TX power Pk for the multi-AUX-TX canceller with Mk = Nk = 4 and Mq = Nm = 4.
respectively and for Mq = Nm = 1 and Mq = Nm = 4. From these figures we observe that for a
given Mq and Nm, the value of α increases as the number of taps (or AUX TXs) increases. For
example, in Fig. 8 for Mq = Nm = 1, the values of α for N = 8 taps are always larger that the
values of α for N = 4 taps. The more taps (or AUX TXs) the more analog canceller resources
for SI mitigation, and hence less antenna resources are required for this mitigation in order to
meet the residual SI constraint. This is why our algorithm chooses a larger α as the number of
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Fig. 8. Average α value for the proposed FD MIMO design with the multi-tap architecture versus DL TX power Pk and for
UL TX power Pm = Pk [dBm]− 20 [dB] for Mk = Nk = 4.
taps (or AUX TXs) increases. Thus, the results in Figs. 8 and 9 verify that our FD MIMO design
is capable of judiciously dividing the burden of SI mitigation between the analog canceller and
the TX digital BF by taking into account the resources available for analog cancellation.
Another observation from the results in Figs. 8 and 9 is that as the numberMq of RX antennas
in DL and/or the number Nm of TX antennas in UL increase, our FD MIMO design tends to
be more conservative in the choice of α since it chooses a smaller value for α. For example, in
Fig. 8 for the case of N = 8 taps, the values of α for Mq = Nm = 1 are larger than those for
Mq = Nm = 4. The reason for this behavior is as follows. Recall that the number of UL streams
is equal to dm ≤ min{Mk, Nm}. Since Mk = 4 then as Nm increases from 1 to 4 there will
be more streams in the UL communication. This increment of UL streams makes the design of
TX digital BF more demanding since it has to steer SI away from these several incoming UL
streams in order to maximize FD rate. Thus, our FD MIMO design chooses the small α = 1 so
that the FD node can put more effort on SI mitigation. Serving less streams in DL by choosing
a lower α allows to devote more TX spatial directions at the FD node k for SI mitigation. This
showcases the reconfigurability of the TX digital BF design to satisfy the FD rate maximization
objective, while meeting hardware and SI constraints.
27
10 15 20 25 30 35 40
DL Power [dBm]
0
0.5
1
1.5
2
2.5
3
Av
er
ag
e 
Va
lu
e 
of
 α
Proposed with 3 AUXTX, M
q
 = 1, N
m
 = 1
Proposed with 2 AUXTX, M
q
 = 1, N
m
 = 1
Proposed with 3 AUXTX, M
q
 = 4, N
m
 = 4
Proposed with 2 AUXTX, M
q
 = 4, N
m
 = 4
Fig. 9. Average α value for the proposed FD MIMO design with the multi-AUX TX architecture versus DL TX power Pk and
for UL TX power Pm = Pk [dBm]− 20 [dB] for Mk = Nk = 4.
D. Achievable Rates
We plot the ergodic DL, UL, and FD rates in bps/Hz as functions of the TX powers for the
FD MIMO systems considered in Figs. 4–7 as well as in Figs. 8 and 9 using the algorithmic
designs satisfying the constraint of having residual SI power level after analog cancellation lower
than λA = −60dBm. We do the same for the SotA algorithm with N = 16 taps, which is the
only design from the previous art meeting the latter SI constraint. Starting with Fig. 10 and 11,
the FD rate performance of the proposed multi-tap and multi-AUX TX designs with N = {4, 8}
taps and N = {2, 3} AUX TXs, respectively, is illustrated in comparison with the SotA design
having N = 16 taps. As seen from both Figs. 10 and 11 with Mq = Nm = 1 and Mq = Nm = 4
respectively, the multi-tap design with N = 4 and N = 8 taps (i.e., 75% and less 50% less taps
than SotA) yields similar or better performance to SotA. Figures 10 and 11 also showcases the
superiority of the proposed multi-AUX TX design with respect to the SotA one having N = 16
taps.
In Figs. 12 and 13 we focus on the achievable DL and UL rates with the proposed multi-tap
and multi-AUX TX designs with N = 8 taps and N = 3 AUX TXs, respectively, and with
the SotA design with N = 16 taps. It is shown that our proposed TX digital precoder results
in larger DL rate for Mq = Nm = {1, 4}. The same trend holds for the UL rate with the
proposed joint design of analog cancellation and RX digital combining. This behavior witnesses
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the reconfigurability of the proposed joint design, which results in both larger UL and DL gains
compared to SotA as the number of antennas at nodes q and m increase.
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VII. CONCLUSION AND FUTURE WORK
In this paper, we have presented two novel SI mitigation schemes for FD MIMO systems
with reduced hardware complexity. Each proposed scheme includes a novel analog canceller
architecture, one based on analog taps and the other on AUX TXs. The main simplification of
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the multi-tap canceller hardware was obtained via the use of MUXs/DEMUXs for signal routing
among the TX and RX RF chains and the reduced number of taps, and the joint design of
the tap values and MUXs/DEMUXs configuration with the TX/RX digital BF filters. Similar
simplification was gained by the multi-AUT-TX canceller hardware, where the reduced number
of AUX TX RF chains were jointly designed with MUXs/DEMUXs and TX/RX digital BF. We
have presented a general optimization framework for the joint design of analog SI cancellation
and digital BF, and detailed a specific algorithmic solution targeting FD rate maximization. The
performance evaluation results based on realistic models for non-ideal analog canceller hardware
demonstrated that our proposed designs can be implemented with less cancellation elements (less
taps or AUX TXs) than SotA ones, while achieving larger FD rates. For future work we intend
to extend the proposed designs to wideband channels and apply the proposed framework to FD
MIMO systems equipped with hybrid analog and digital transceivers [27].
APPENDIX
We next present two simulation models for non-ideal analog canceller hardware. The first
model is considered for the proposed multi-tap canceller architecture and the second for the
multi-AUX-TX canceller architecture.
A. Model for the Analog Taps
In the ideal hardware case, the amplitude and phase of each of the analog taps take any desired
arbitrary value. However, the settings for the attenuator and phase shifter comprising a tap take
only discrete value steps when realistic hardware is considered. Consequently, we assume that
each tap is set with steps of 0.02dB for attenuation and of 0.13o for phase; these values match
the step values reported in [14]. Thus, for each analog tap in our simulations, the phase setting
has a random phase error uniformly distributed between −0.065o and 0.065o, and the amplitude
setting has a random amplitude error uniformly distributed between −0.01dB and 0.01dB. More
specifically, in our simulations we do not use the ideal cancellation values given by Ck, instead
we use a more realistic noisy version given by Ĉk ∈ C
Mk×Nk . The N non-zero elements of
Ĉk are the same N non-zero elements of Ck but affected by a random phase and magnitude
error. More specifically, for the (i, j)-th non-zero element of C due to the n-th analog tap, we
compute its noisy version as
[Ĉk]i,j = [Ck]i,je
jαn10βn/20 for i = 1, 2, . . . ,Mk and j = 1, 2, . . . , Nk, (17)
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where αn is uniformly distributed over the interval [−0.065π/180, 0.065π/180] and βn is uni-
formly distributed over the interval [−0.01, 0.01]. In the latter expression, αn and βn represent
the phase and magnitude errors, respectively, due to the non-ideal hardware at the n-th tap.
We also assume that αn and βn ∀n = 1, 2, . . . , N are IID random variables. Applying analog
cancellation with a tap exhibiting 0.065o phase and 0.01dB magnitude errors, respectively, results
in approximately 60dB of SI cancellation. Hence, the considered multi-tap canceller architecture
in our simulations is capable of delivering approximately 60dB of analog cancellation per tap.
B. Model for the AUX TX RF Chains
One known characteristic of the canceller architecture based on AUX TX RF chains is that
the SI signal used for cancellation at the RX side is obtained from the digital domain. Due
to this fact, this cancellation signal does not include the inherit non-linearities of the actually
transmitted SI signal; these non-linearities exist in real-world TX RF chain hardware. As has
been described in [28], one of such non-linearities is the oscillator phase noise at the TX RF
chains and AUX TX RF chains. This non-linearity source has been shown to be a dominant
bottleneck for the performance of analog cancellers based on AUX TX RF chains. Thus, our
model includes phase noise effects.
Let us denote by φAi and φ
T
j with i = 1, 2, . . . , N and j = 1, 2, . . . , Nk the phase noise due
to the i-th AUX TX RF chain and j-th TX RF chain, respectively. We use the matrix notation
Φk ∈ C
N×Nk to represent the imperfections due to phase noise. Each (i, j)-th element of this
matrix captures the phase noise mismatch between the i-th AUX TX RF chain and j-th TX RF
chain, and is expressed as
[Φk]i,j = e
jφAi − ejφ
T
j + 1, for i = 1, 2, . . . , N and j = 1, 2, . . . , Nk. (18)
In our simulations we do not use the ideal cancellation values given by matrix Ck, we instead use
a more realistic noisy version given by Ĉk, which is computed as Ĉk = L5L̂4, where the matrix
L̂4 ∈ C
N×Nk is defined as L̂4 , Φk⊙L4. Notice than in the ideal case of zero phase noise (i.e.,
φAi = φ
T
j = 0), Φk has all its entries equal to one, hence L̂4 and Ĉk become equal to L4 and
Ck, respectively. We model the phase noises as zero-mean normal random variables each with
variance σ2φ, and we set as σ
2
φ the value of the phase noise jitter 0.717
o, as computed in [28] for
the MAX2829 oscillator. Note that this value has been used in several full duplex experiments
using the analog canceller architecture based on multiple AUX TXs [13], [25]. We also assume
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that ejφ
A
i and ejφ
T
j ∀i = 1, 2, . . . , N and ∀j = 1, 2, . . . , Nk are IID random variables; this
implies that our model considers the case where the TX RF chains have independent oscillators.
As was discussed in [28], the amount of analog cancellation for these type of phase noise is
approximately 35dB. This means that the considered multi-AUX-TX canceller architecture in
our simulations is capable of delivering approximately 35dB of analog cancellation per AUX
TX RF chain.
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